aboutsummaryrefslogtreecommitdiff
path: root/arch/sh/include/cpu-sh4
diff options
context:
space:
mode:
authorMagnus Damm <damm@igel.co.jp>2009-06-01 15:56:00 +0900
committerPaul Mundt <lethal@linux-sh.org>2009-06-01 15:56:00 +0900
commit4a44b32969bfc29140b9f21a1ec924c796d6ac43 (patch)
tree4dfa102d2be8a19b4cc44ad874369e6497927a92 /arch/sh/include/cpu-sh4
parenteb9b9b56eed280e65a9e194aaeb50a5a75111859 (diff)
sh: sh7785 mode pin definitions
This patch adds sh7785 mode pin definitions. Mode pins and pin function controller comments are added as well. Signed-off-by: Magnus Damm <damm@igel.co.jp> Signed-off-by: Paul Mundt <lethal@linux-sh.org>
Diffstat (limited to 'arch/sh/include/cpu-sh4')
-rw-r--r--arch/sh/include/cpu-sh4/cpu/sh7785.h24
1 files changed, 24 insertions, 0 deletions
diff --git a/arch/sh/include/cpu-sh4/cpu/sh7785.h b/arch/sh/include/cpu-sh4/cpu/sh7785.h
index e4006afb735..89afaa6dc2d 100644
--- a/arch/sh/include/cpu-sh4/cpu/sh7785.h
+++ b/arch/sh/include/cpu-sh4/cpu/sh7785.h
@@ -1,6 +1,30 @@
#ifndef __ASM_SH7785_H__
#define __ASM_SH7785_H__
+/* Boot Mode Pins, more information in sh7785 manual Rev.1.00, page 1628 */
+enum {
+ MODE_PIN_MODE0, /* CPG - Initial Pck/Bck Frequency [FRQMR1] */
+ MODE_PIN_MODE1, /* CPG - Initial Uck/SHck/DDRck Frequency [FRQMR1] */
+ MODE_PIN_MODE2, /* CPG - Reserved (L: Normal operation) */
+ MODE_PIN_MODE3, /* CPG - Reserved (L: Normal operation) */
+ MODE_PIN_MODE4, /* CPG - Initial PLL setting (72x/36x) */
+ MODE_PIN_MODE5, /* LBSC - Area0 Memory Type / Bus Width [CS0BCR.8] */
+ MODE_PIN_MODE6, /* LBSC - Area0 Memory Type / Bus Width [CS0BCR.9] */
+ MODE_PIN_MODE7, /* LBSC - Area0 Memory Type / Bus Width [CS0BCR.3] */
+ MODE_PIN_MODE8, /* LBSC - Endian Mode (L: Big, H: Little) [BCR.31] */
+ MODE_PIN_MODE9, /* LBSC - Master/Slave Mode (L: Slave) [BCR.30] */
+ MODE_PIN_MODE10, /* CPG - Clock Input (L: Ext Clk, H: Crystal) */
+ MODE_PIN_MODE11, /* PCI - Pin Mode (LL: PCI host, LH: PCI slave) */
+ MODE_PIN_MODE12, /* PCI - Pin Mode (HL: Local bus, HH: DU) */
+ MODE_PIN_MODE13, /* Boot Address Mode (L: 29-bit, H: 32-bit) */
+ MODE_PIN_MODE14, /* Reserved (H: Normal operation) */
+ MODE_PIN_MPMD, /* Emulation Mode (L: Emulation mode, H: LSI mode) */
+};
+
+/* Pin Function Controller:
+ * GPIO_FN_xx - GPIO used to select pin function
+ * GPIO_Pxx - GPIO mapped to real I/O pin on CPU
+ */
enum {
/* PA */
GPIO_PA7, GPIO_PA6, GPIO_PA5, GPIO_PA4,