aboutsummaryrefslogtreecommitdiff
path: root/arch/mips/mm/Makefile
AgeCommit message (Expand)Author
2008-04-28[MIPS] Reimplement clear_page/copy_pageThiemo Seufer
2008-02-01[MIPS] Split the micro-assembler from tlbex.c.Thiemo Seufer
2007-10-11[MIPS] Sibyte: Replace SB1 cachecode with standard R4000 class cache code.Ralf Baechle
2007-07-31[MIPS] Use -Werror on subdirectories which build cleanly.Ralf Baechle
2007-07-10[MIPS] define Hit_Invalidate_I to Index_Invalidate_I for loongson2Fuxin Zhang
2007-02-26[MIPS] Kill redundant EXTRA_AFLAGSAtsushi Nemoto
2007-02-13[MIPS] Unify dma-{coherent,noncoherent.ip27,ip32}Ralf Baechle
2006-06-29[MIPS] MIPS32/MIPS64 secondary cache managementChris Dearman
2006-03-21[MIPS] Kill tlb-andes.c.Thiemo Seufer
2005-10-29Fixup a few lose ends in explicit support for MIPS R1/R2.Ralf Baechle
2005-10-29Use R4000 TLB routines for SB1 also.Ralf Baechle
2005-10-29Rename CONFIG_CPU_MIPS{32,64} to CONFIG_CPU_MIPS{32|64}_R1.Ralf Baechle
2005-09-05[PATCH] mips: clean up 32/64-bit configurationRalf Baechle
2005-04-16Linux-2.6.12-rc2Linus Torvalds
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-06 07:18:03 +0000