aboutsummaryrefslogtreecommitdiff
path: root/arch/blackfin/lib/ins.S
blob: 1b84b21ca7d1f7f653c9532ba85523d14bee8923 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
/*
 * File:         arch/blackfin/lib/ins.S
 * Based on:
 * Author:       Bas Vermeulen <bas@buyways.nl>
 *
 * Created:      Tue Mar 22 15:27:24 CEST 2005
 * Description:  Implementation of ins{bwl} for BlackFin processors using zero overhead loops.
 *
 * Modified:
 *               Copyright 2004-2008 Analog Devices Inc.
 *               Copyright (C) 2005 Bas Vermeulen, BuyWays BV <bas@buyways.nl>
 *
 * Bugs:         Enter bugs at http://blackfin.uclinux.org/
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, see the file COPYING, or write
 * to the Free Software Foundation, Inc.,
 * 51 Franklin St, Fifth Floor, Boston, MA  02110-1301  USA
 */

#include <linux/linkage.h>
#include <asm/blackfin.h>

.align 2

/*
 * Reads on the Blackfin are speculative. In Blackfin terms, this means they
 * can be interrupted at any time (even after they have been issued on to the
 * external bus), and re-issued after the interrupt occurs.
 *
 * If a FIFO is sitting on the end of the read, it will see two reads,
 * when the core only sees one. The FIFO receives the read which is cancelled,
 * and not delivered to the core.
 *
 * To solve this, interrupts are turned off before reads occur to I/O space.
 * There are 3 versions of all these functions
 *  - turns interrupts off every read (higher overhead, but lower latency)
 *  - turns interrupts off every loop (low overhead, but longer latency)
 *  - DMA version, which do not suffer from this issue. DMA versions have
 *      different name (prefixed by dma_ ), and are located in
 *      ../kernel/bfin_dma_5xx.c
 * Using the dma related functions are recommended for transfering large
 * buffers in/out of FIFOs.
 */

ENTRY(_insl)
#ifdef CONFIG_BFIN_INS_LOWOVERHEAD
	P0 = R0;	/* P0 = port */
#ifdef CONFIG_IPIPE
	[--sp] = rets
	[--sp] = (P5:0);
	sp += -12
	call ___ipipe_stall_root_raw
	sp += 12
	(P5:0) = [sp++];
#else
	cli R3;
#endif
	P1 = R1;	/* P1 = address */
	P2 = R2;	/* P2 = count */
	SSYNC;
	LSETUP( .Llong_loop_s, .Llong_loop_e) LC0 = P2;
.Llong_loop_s:  R0 = [P0];
		[P1++] = R0;
		NOP;
.Llong_loop_e: 	NOP;
#ifdef CONFIG_IPIPE
	sp += -12
	call ___ipipe_unstall_root_raw
	sp += 12
	rets = [sp++]
#else
	sti R3;
#endif
	RTS;
#else
	P0 = R0;	/* P0 = port */
	P1 = R1;	/* P1 = address */
	P2 = R2;	/* P2 = count */
	SSYNC;
	LSETUP( .Llong_loop_s, .Llong_loop_e) LC0 = P2;
.Llong_loop_s:
#ifdef CONFIG_IPIPE
	[--sp] = rets
	[--sp] = (P5:0);
	sp += -12
	call ___ipipe_stall_root_raw
	sp += 12
	(P5:0) = [sp++];
#else
	CLI R3;
#endif
	NOP; NOP; NOP;
	R0 = [P0];
	[P1++] = R0;
.Llong_loop_e:
#ifdef CONFIG_IPIPE
	sp += -12
	call ___ipipe_unstall_root_raw
	sp += 12
	rets = [sp++]
#else
	STI R3;
#endif
	RTS;
#endif
ENDPROC(_insl)

ENTRY(_insw)
#ifdef CONFIG_BFIN_INS_LOWOVERHEAD
	P0 = R0;	/* P0 = port */
#ifdef CONFIG_IPIPE
	[--sp] = rets
	[--sp] = (P5:0);
	sp += -12
	call ___ipipe_stall_root_raw
	sp += 12
	(P5:0) = [sp++];
#else
	cli R3;
#endif
	P1 = R1;	/* P1 = address */
	P2 = R2;	/* P2 = count */
	SSYNC;
	LSETUP( .Lword_loop_s, .Lword_loop_e) LC0 = P2;
.Lword_loop_s:  R0 = W[P0];
		W[P1++] = R0;
		NOP;
.Lword_loop_e: 	NOP;
#ifdef CONFIG_IPIPE
	sp += -12
	call ___ipipe_unstall_root_raw
	sp += 12
	rets = [sp++]
#else
	sti R3;
#endif
	RTS;
#else
	P0 = R0;	/* P0 = port */
	P1 = R1;	/* P1 = address */
	P2 = R2;	/* P2 = count */
	SSYNC;
	LSETUP( .Lword_loop_s, .Lword_loop_e) LC0 = P2;
.Lword_loop_s:
#ifdef CONFIG_IPIPE
	[--sp] = rets
	[--sp] = (P5:0);
	sp += -12
	call ___ipipe_stall_root_raw
	sp += 12
	(P5:0) = [sp++];
#else
	CLI R3;
#endif
	NOP; NOP; NOP;
	R0 = W[P0];
	W[P1++] = R0;
.Lword_loop_e:
#ifdef CONFIG_IPIPE
	sp += -12
	call ___ipipe_unstall_root_raw
	sp += 12
	rets = [sp++]
#else
	STI R3;
#endif
	RTS;

#endif
ENDPROC(_insw)

ENTRY(_insw_8)
#ifdef CONFIG_BFIN_INS_LOWOVERHEAD
	P0 = R0;	/* P0 = port */
#ifdef CONFIG_IPIPE
	[--sp] = rets
	[--sp] = (P5:0);
	sp += -12
	call ___ipipe_stall_root_raw
	sp += 12
	(P5:0) = [sp++];
#else
	cli R3;
#endif
	P1 = R1;	/* P1 = address */
	P2 = R2;	/* P2 = count */
	SSYNC;
	LSETUP( .Lword8_loop_s, .Lword8_loop_e) LC0 = P2;
.Lword8_loop_s:  R0 = W[P0];
		B[P1++] = R0;
		R0 = R0 >> 8;
		B[P1++] = R0;
		NOP;
.Lword8_loop_e: NOP;
#ifdef CONFIG_IPIPE
	sp += -12
	call ___ipipe_unstall_root_raw
	sp += 12
	rets = [sp++]
#else
	sti R3;
#endif
	RTS;
#else
	P0 = R0;	/* P0 = port */
	P1 = R1;	/* P1 = address */
	P2 = R2;	/* P2 = count */
	SSYNC;
	LSETUP( .Lword8_loop_s, .Lword8_loop_e) LC0 = P2;
.Lword8_loop_s:
#ifdef CONFIG_IPIPE
	[--sp] = rets
	[--sp] = (P5:0);
	sp += -12
	call ___ipipe_stall_root_raw
	sp += 12
	(P5:0) = [sp++];
#else
	CLI R3;
#endif
	NOP; NOP; NOP;
	R0 = W[P0];
	B[P1++] = R0;
	R0 = R0 >> 8;
	B[P1++] = R0;
	NOP;
.Lword8_loop_e:
#ifdef CONFIG_IPIPE
	sp += -12
	call ___ipipe_unstall_root_raw
	sp += 12
	rets = [sp++]
#else
	STI R3;
#endif
	RTS;
#endif
ENDPROC(_insw_8)

ENTRY(_insb)
#ifdef CONFIG_BFIN_INS_LOWOVERHEAD
	P0 = R0;	/* P0 = port */
#ifdef CONFIG_IPIPE
	[--sp] = rets
	[--sp] = (P5:0);
	sp += -12
	call ___ipipe_stall_root_raw
	sp += 12
	(P5:0) = [sp++];
#else
	cli R3;
#endif
	P1 = R1;	/* P1 = address */
	P2 = R2;	/* P2 = count */
	SSYNC;
	LSETUP( .Lbyte_loop_s, .Lbyte_loop_e) LC0 = P2;
.Lbyte_loop_s:  R0 = B[P0];
		B[P1++] = R0;
		NOP;
.Lbyte_loop_e:  NOP;
#ifdef CONFIG_IPIPE
	sp += -12
	call ___ipipe_unstall_root_raw
	sp += 12
	rets = [sp++]
#else
	sti R3;
#endif
	RTS;
#else
	P0 = R0;        /* P0 = port */
	P1 = R1;        /* P1 = address */
	P2 = R2;        /* P2 = count */
	SSYNC;
	LSETUP( .Lbyte_loop_s, .Lbyte_loop_e) LC0 = P2;
.Lbyte_loop_s:
#ifdef CONFIG_IPIPE
	[--sp] = rets
	[--sp] = (P5:0);
	sp += -12
	call ___ipipe_stall_root_raw
	sp += 12
	(P5:0) = [sp++];
#else
	CLI R3;
#endif
	NOP; NOP; NOP;
	R0 = B[P0];
	B[P1++] = R0;
.Lbyte_loop_e:
#ifdef CONFIG_IPIPE
	sp += -12
	call ___ipipe_unstall_root_raw
	sp += 12
	rets = [sp++]
#else
	STI R3;
#endif
	RTS;
#endif
ENDPROC(_insb)

ENTRY(_insl_16)
#ifdef CONFIG_BFIN_INS_LOWOVERHEAD
	P0 = R0;	/* P0 = port */
#ifdef CONFIG_IPIPE
	[--sp] = rets
	[--sp] = (P5:0);
	sp += -12
	call ___ipipe_stall_root_raw
	sp += 12
	(P5:0) = [sp++];
#else
	cli R3;
#endif
	P1 = R1;	/* P1 = address */
	P2 = R2;	/* P2 = count */
	SSYNC;
	LSETUP( .Llong16_loop_s, .Llong16_loop_e) LC0 = P2;
.Llong16_loop_s:  R0 = [P0];
		  W[P1++] = R0;
		  R0 = R0 >> 16;
		  W[P1++] = R0;
		  NOP;
.Llong16_loop_e:  NOP;
#ifdef CONFIG_IPIPE
	sp += -12
	call ___ipipe_unstall_root_raw
	sp += 12
	rets = [sp++]
#else
	sti R3;
#endif
	RTS;
#else
	P0 = R0;	/* P0 = port */
	P1 = R1;	/* P1 = address */
	P2 = R2;	/* P2 = count */
	SSYNC;
	LSETUP( .Llong16_loop_s, .Llong16_loop_e) LC0 = P2;
.Llong16_loop_s:
#ifdef CONFIG_IPIPE
	[--sp] = rets
	[--sp] = (P5:0);
	sp += -12
	call ___ipipe_stall_root_raw
	sp += 12
	(P5:0) = [sp++];
#else
	CLI R3;
#endif
	NOP; NOP; NOP;
	R0 = [P0];
	W[P1++] = R0;
	R0 = R0 >> 16;
	W[P1++] = R0;
.Llong16_loop_e:
#ifdef CONFIG_IPIPE
	sp += -12
	call ___ipipe_unstall_root_raw
	sp += 12
	rets = [sp++]
#else
	STI R3;
#endif
	RTS;
#endif
ENDPROC(_insl_16)