diff options
| author | Thomas Hellstrom <thomas@tungstengraphics.com> | 2006-12-27 13:16:49 +0100 |
|---|---|---|
| committer | Dave Jones <davej@redhat.com> | 2006-12-28 22:24:45 -0500 |
| commit | 7f02d687b44aba0cfc393102ea1ccc78eadf8a04 (patch) | |
| tree | 8370a17d4132ebda939701d816b3ee738a72ef52 /drivers/char | |
| parent | c41e0deb50c44f9d119c2268f1be05e6a6bb5772 (diff) | |
[AGPGART] Fix PCI-posting flush typo.
Unfortunately there was a typo in one of the patches I sent,
(The one now committed to the agpgart tree).
It may cause a bus error on i810 type hardware.
Signed-off-by: Thomas Hellstrom <thomas@tungstengraphics.com>
Signed-off-by: Dave Jones <davej@redhat.com>
Diffstat (limited to 'drivers/char')
| -rw-r--r-- | drivers/char/agp/intel-agp.c | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/drivers/char/agp/intel-agp.c b/drivers/char/agp/intel-agp.c index ccb8018b831..ab0a9c0ad7c 100644 --- a/drivers/char/agp/intel-agp.c +++ b/drivers/char/agp/intel-agp.c @@ -253,7 +253,7 @@ insert: mem->memory[i], mem->type), intel_i810_private.registers+I810_PTE_BASE+(j*4)); } - readl(intel_i810_private.registers+I810_PTE_BASE+(j-1*4)); /* PCI Posting. */ + readl(intel_i810_private.registers+I810_PTE_BASE+((j-1)*4)); /* PCI Posting. */ agp_bridge->driver->tlb_flush(mem); return 0; |