aboutsummaryrefslogtreecommitdiff
path: root/arch/sh/kernel/cpu/sh4a/clock-sh7785.c
AgeCommit message (Expand)Author
2009-06-11sh: rework mode pin codeMagnus Damm
2009-06-01sh: hook up shared div4 clock code to sh7785Magnus Damm
2009-06-01sh: hook up shared mstp32 clock code to sh7785Magnus Damm
2009-06-01sh: sh7785 pll configuration from mode pinMagnus Damm
2009-05-26sh: use shared frequency tables on sh7785Magnus Damm
2009-05-26sh: add pll_clk to sh7785Magnus Damm
2009-05-14sh: clkfwk: Add MSTP bits to SH7785 clock framework.Paul Mundt
2009-05-13sh: clkfwk: rate table construction and rounding for SH7785.Paul Mundt
2009-05-13sh: clkfwk: Update SH7785 for refactored clock framework.Paul Mundt
2009-05-13sh: clkfwk: Rework legacy CPG clock handling.Paul Mundt
2009-05-12sh: clkfwk: Use arch_clk_init() for on-chip clock registration.Paul Mundt
2009-05-12sh: clkfwk: Tidy up on-chip clock registration and rate propagation.Paul Mundt
2009-05-12sh: clkfwk: Consolidate the ALWAYS_ENABLED / NEEDS_INIT mess.Paul Mundt
2009-05-12sh: clkfwk: Make recalc return an unsigned long.Paul Mundt
2008-05-16sh: fix sh7785 master clock valueYoshihiro Shimoda
2007-05-07sh: Add SH7785 Highlander board support (R7785RP).Paul Mundt