summaryrefslogtreecommitdiff
path: root/src/gallium
AgeCommit message (Collapse)Author
2009-11-07Merge branch 'r300g-vbo'Corbin Simpson
This is an experimental HW TCL fastpath for r300g. It should run alright. Thanks to osiris for making this possible.
2009-11-07r300g: Be more verbose in what's killing us WRT vert formats.Corbin Simpson
2009-11-07r300g: Comments.Corbin Simpson
2009-11-07r300g: Don't assert on oversized VBOs, just return FALSE.Corbin Simpson
2009-11-07r300g: Moar vbo cleanup.Corbin Simpson
2009-11-07r300g: s/false/FALSE/Corbin Simpson
Also s/true/TRUE/
2009-11-07r300g: Clean up indexbuf render, switch to RELOC macro.Corbin Simpson
2009-11-07r300g: Clean up r300_setup_vertex_buffers.Corbin Simpson
2009-11-07r300g: Don't pass hw_prim around in the context.Corbin Simpson
And some other fixes.
2009-11-07r300g: Use common state funcs for translating vert formats.Corbin Simpson
2009-11-07r300g: don't hang GPU on misbehaving appsMaciej Cencora
2009-11-07r300g: VBOs WIPMaciej Cencora
2009-11-07r300g: add missing flushMaciej Cencora
2009-11-07r300g: enable CS dumpingMaciej Cencora
2009-11-07r300g: move vborender context function to seperate fileMaciej Cencora
r300g: Un-migrate r300_draw_render. It'll make maintaining the SW TCL path easier.
2009-11-07i915g: Fix comment in is buffer referencedJakob Bornecrantz
2009-11-07nv50: enable all 32 threads of a warpChristoph Bumiller
This should be the default setting. See also 7d967b9b7c08aea2a471c5bf6aced8bfafdae874.
2009-11-06st/xorg: implement batching for the composite opZack Rusin
something is broken so disabled for now
2009-11-06st/xorg: batch solid fill requestsZack Rusin
instead of lots of very small transfers, one larger is a lot better for performance
2009-11-06st/xorg: start accumulating vertices in a common bufferZack Rusin
2009-11-06st/xorg: use quads instead of triangle fansZack Rusin
easier to split, accumulate and batch those
2009-11-06st/xorg: make the buffer size globalZack Rusin
2009-11-06llvmpipe: Fix build with llvm 2.6.José Fonseca
Fixes bug 24949.
2009-11-06gallium: Add UNSYNCHRONIZED cpu access flag. Document others.José Fonseca
2009-11-06st/xorg: unify vertex buffer handlingZack Rusin
first step on our way to batching
2009-11-05softpipe: Implement PIPE_BLENDFACTOR_SRC_ALPHA_SATURATE for destination.José Fonseca
It is a valid and tested combination on D3D9.
2009-11-05g3dvl: remove a debug lineCooper Yuan
2009-11-05g3dvl: add scissor settingCooper Yuan
2009-11-04r300g: add polygon modeMarek Olšák
Signed-off-by: Corbin Simpson <MostAwesomeDude@gmail.com>
2009-11-04r300g: fix the size of CS when emitting the fragprog constant bufferMarek Olšák
Signed-off-by: Corbin Simpson <MostAwesomeDude@gmail.com>
2009-11-04r300g: set the correct offset in a colorbuffer surfaceMarek Olšák
Suggested by Joakim Sindholt. Also, put flushing of colorbuffers _before_ the framebuffer state setup, suggested by docs. Signed-off-by: Corbin Simpson <MostAwesomeDude@gmail.com>
2009-11-04r300g: add color channel maskingMarek Olšák
Signed-off-by: Corbin Simpson <MostAwesomeDude@gmail.com>
2009-11-04st/xorg: these flushes shouldn't be necessaryZack Rusin
performance optimization
2009-11-04util: Remove homegrown Windows KM profiler.José Fonseca
It's not sampling based so its results are biased towards functions called many times.
2009-11-04tgsi/ureg: Allow for multiple extended instruction tokens.Michal Krol
For example, we would like to have a predicate and texture token in one instruction to do predicated texture sampling.
2009-11-04nv50: fix shader emit_tex for cube texturesChristoph Bumiller
2009-11-04nv50: add abs-modifier for emit_minmaxChristoph Bumiller
2009-11-04nv50: add 3d texture tiling and mip-mappingChristoph Bumiller
Mip-mapped 3D textures are not arrays of 2D layers with a mip-map layout like 2D textures, therefore we cannot use image_nr == depth for them. Making use of "volume tiling" modes now, the allowed modes are 0xZY where Z <= 5 and y <= 5.
2009-11-03llvmpipe: Sanitise shader semantic and interpolator handling.Michal Krol
Handle the remaining semantic names and indices. Respect color interpolator when not flatshading. Based on Michal's softpipe commit eb699d64ec7057032139baccedcb0694ca41d706.
2009-11-03llvmpipe: remove old prim_setup draw stageKeith Whitwell
Everything now goes through the draw_vbuf handler, the same as regular drivers. Based on Keith's commit 4fe0fc3eba1f79beda890a5016359d549bab6ad4.
2009-11-03llvmpipe: Respect gl_rasterization_rules in primitive setup.José Fonseca
Based on Michal's identical commit for softpipe (ca9c413647bf9efb5ed770e3a655bc758075aec7).
2009-11-03python/retrace: Cope with null constant buffers.José Fonseca
2009-11-03python/retrace: Add missing colon.José Fonseca
2009-11-03tgsi: Up tgsi_exec's control flow nesting to 32.Michal Krol
2009-11-02tgsi/ureg: Add negate and swizzle for predicates.Michal Krol
2009-11-02gallium/util: add casts to silence warningsBrian Paul
2009-11-02tgsi/ureg: Update for gallium interface changes.Michal Krol
2009-11-02tgsi: Update for gallium interface changes.Michal Krol
2009-11-02gallium: Cleanup predicate and condition code TGSI tokens.Michal Krol
There is little point in having a special TGSI token just to handle predicate register updates. Remove tgsi_dst_register_ext_predicate token and instead use a new PREDICATE register file to update predicates. Actually, the contents of the obsolete token are being moved to tgsi_instruction_ext_predicate, where they should be from the very beginning. Remove the NVIDIA-specific condition code tokens -- nobody uses them and they can be emulated with predicates if needed. Introduce PIPE_CAP_SM3 that indicates whether a driver supports SM3-level instructions, and in particular predicates. Add PIPE_CAP_MAX_PREDICATE_REGISTERS that can be used to query the driver how many predicate registers it supports (currently it would be 1).
2009-11-02softpipe: Sanitise shader semantic and interpolator handling.Michal Krol
Handle the remaining semantic names and indices. Respect color interpolator when not flatshading.
generated by cgit v1.2.3 (git 2.25.1) at 2025-01-05 03:34:41 +0000