summaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Expand)Author
2008-05-21r5xx: Fixed LRP.Corbin Simpson
2008-05-21r5xx: Change debug info for readability.Corbin Simpson
2008-05-21r5xx: Initial (broken) OPCODE_LRP.Corbin Simpson
2008-05-21r5xx: Add OPCODE_POW.Corbin Simpson
2008-05-21r500: print out opcode stringDave Airlie
2008-05-21r500: set the RS unit register for R500 not R300 dangnammit..Dave Airlie
2008-05-21r500: finish main texture instruction decodingDave Airlie
2008-05-20r5xx: Count refs so we don't have to guess on temp reg allocation.Corbin Simpson
2008-05-19r5xx: Fixup SOP insts.Corbin Simpson
2008-05-19r5xx: New fix for COS/SIN/SCS.Corbin Simpson
2008-05-20r300/r500: fixup some of the register write sizesDave Airlie
2008-05-20r300: some ctrl-m's wierd.Dave Airlie
2008-05-20r300/r500: fix RS col fmt bitsDave Airlie
2008-05-19r5xx: Fixup emit_tex, add debugging info, enable temp temps.Corbin Simpson
2008-05-19r500: add more input srcsDave Airlie
2008-05-19r500: fix swz gets and some returnsDave Airlie
2008-05-19r500: add mask debuggingDave Airlie
2008-05-19r500: add fragment program debug dumperDave Airlie
2008-05-19r5xx: Fix magic offsets for output fifo write masks.Corbin Simpson
2008-05-18r5xx: Swap sources for CMP.Corbin Simpson
2008-05-18r5xx: Fix typo of epic proportions.Corbin Simpson
2008-05-18r5xx: ALU/OUT fixups.Corbin Simpson
2008-05-18r300: fixup US_OUT_FMT bitsDave Airlie
2008-05-18r500: you can have a single texcoordDave Airlie
2008-05-17r5xx: Add OPCODE_KIL.Corbin Simpson
2008-05-17r5xx: Added OPCODE_DPH.Corbin Simpson
2008-05-17r5xx: Fix FRC.Corbin Simpson
2008-05-17r5xx: Fix SCS.Corbin Simpson
2008-05-17r5xx: Add OPCODE_SWZ.Corbin Simpson
2008-05-17r5xx: Add OPCODE_SCS.Corbin Simpson
2008-05-17r5xx: Adding more opcodes.Corbin Simpson
2008-05-17r5xx: First swing at OPCODE_COS.Corbin Simpson
2008-05-17r5xx: Unbreak MAX and MIN.Corbin Simpson
2008-05-17r500: set fragprog end to correct placeDave Airlie
2008-05-17r300: SC register naming cleanupAlex Deucher
2008-05-17r500: write out the correct FP registersAlex Deucher
2008-05-15r500: default rsunit swizzle like fglrxDave Airlie
2008-05-15r500: shift tex src properlyDave Airlie
2008-05-15r500: fixup r500 rs unit texture coordinate countingDave Airlie
2008-05-15r500: remove some debuggingDave Airlie
2008-05-15r500: split output/pixel masks and emit in the correct placesDave Airlie
2008-05-15r3/500: emit RS state before VAPDave Airlie
2008-05-15r500: fixup the program allocations to be the correct sizesDave Airlie
2008-05-15r300: set screen so that context init can find out chip idsDave Airlie
2008-05-15r500: add cmp support in theoryDave Airlie
2008-05-15r500: some trivial fixups to get tri working.Dave Airlie
2008-05-15r500: we just need to emit a colour for clear drop tex instructionDave Airlie
2008-05-13R300: clean up GA registersAlex Deucher
2008-05-13R3xx: clean up ZB registersAlex Deucher
2008-05-13R300: clean up CB registersAlex Deucher
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-12 20:14:55 +0000